Barracuda PreSilicon Emulation

pin layout FPGA #5

Fig. 5 pin layout FPGA #5